Abstract. Modern modeling approaches for circuit simulation such as the modified nodal analysis (MNA) lead to differential-algebraic equations (DAEs). The index of a DAE is a measure of the degree of numerical difficulty. In general, the higher the index is, the more difficult it is to solve the DAE.
Introduction
In circuit simulation, we set up a system of equations by using circuit analysis methods such as the modified nodal analysis (MNA), the tableau analysis, the loop analysis, the cutset analysis, and the hybrid analysis. MNA is the most popular method and adopted in SPICE [31] . This is mainly because it allows an automatic setup of model equations. In contrast, the hybrid analysis retains flexibility, which can be exploited to find a model description that reduces the numerical difficulties. The purpose of this paper is to clarify inherent advantage of the hybrid analysis in the ease of numerical solution.
Circuit analysis methods lead to differential-algebraic equations (DAEs), which consist of algebraic equations and differential operations. DAEs often present numerical and analytical difficulties which do not occur with ordinary differential equations (ODEs). The numerical difficulty of DAEs is measured by the index. In general, the higher the index is, the more difficult it is to solve the DAE. Many different concepts exist to assign an index to a DAE such as the differentiation index [5, 7, 13] , the perturbation index [13] , the strangeness index [22] , the tractability index [9, 24] , the geometric index [35] , and the Kronecker index [36] . These indices are closely related to each other. The index more than one is called a higher index.
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Source Figure 1 . A MOSFET model. equations in Section 4. Section 5 gives structural characterizations of the hybrid equations with index zero and at most one. Finally, Section 6 concludes this paper.
Hybrid analysis of nonlinear time-varying circuits
In this paper, we consider nonlinear time-varying circuits composed of resistors, inductors, capacitors, and independent/dependent voltage/current sources.
We denote the vector of currents through all branches of the circuit by i, and the vector of voltages across all branches by u. Let V , J, C, L, and R denote the sets of independent voltage sources, independent current sources, capacitors, inductors, and resistors, respectively. Dependent voltage/current sources, denoted by S U and S I , are controlled by voltages across or currents through other branches.
The vectors of currents through V , J, C, L, R, S U , and S I are denoted by i V , i J , i C , i L , i R , i U , and i I . Similarly, the vectors of voltages are denoted by u V , u J , u C , u L , u R , u U , and u I . The physical characteristics of elements determine constitutive equations. Independent voltage and current sources simply read as
We assume that the constitutive equations of capacitors and inductors are described by
Resistors are given in the form of
Moreover, dependent current sources and dependent voltage sources are modeled by
This includes a wide class of dependent current/voltage sources.
Example 2.1. Consider a MOSFET model [10] depicted in Figure 1 . The dependent current source is controlled by voltages across other branches. Since this circuit has a spanning tree which consists only of capacitors, the dependent current source can be described by a constitutive equation with argument u C , that is to say, equation (2.4) . 
Example 2.2.
Consider another MOSFET model [9] depicted in Figure 2 . The dependent current source is controlled by u GS , u DS , and u BS , where u GS is a branch voltage between G and S, u DS is a branch voltage between D and S, and u BS is a branch voltage between B and S. Since these voltages are expressed by voltages across capacitors, the dependent current source can be described by equation (2.4).
A vector (i, u) satisfying (2.1), (2.3), (2.4), and Kirchhoff's current/voltage laws at a given time t is called an operating point at t [36] . For a matrix A, we denote the (i, j) entry of A by (A) ij . For a vector-valued function f , we denote the ith component of f by (f ) i . The capacitance matrix C, the inductance matrix L, and the conductance matrix K are given by
A square matrix A is called positive definite if x Ax > 0 for all x = 0. In this paper, we assume the following conditions. Assumption 2.3 means that capacitors and inductors are strictly locally passive elements at all operating points. Assumption 2.4 indicates that resistors are reciprocal and strictly locally passive at all operating points [8, 36] .
Let Γ = (W, E) be the network graph with vertex set W and edge set E. An edge in Γ corresponds to a branch that contains one element in the circuit. For a consistent model description, Γ contains no cycles consisting only of independent voltage sources and no cutsets consisting only of independent current sources, where a cutset is a set of edges whose deletion increases the number of connected components in Γ. We denote the set of edges corresponding to independent voltage sources and independent current sources by E v and E j , respectively. We split
is called an admissible partition, if E y includes all the capacitors and all the dependent current sources, and E z includes all the inductors and all the dependent voltage sources.
We now rewrite constitutive equations with respect to an admissible partition (E y , E z ). We split i and u into
where the subscripts Y and Z correspond to the resistors in E y and E z . Resistors are modeled by constitutive equations in the form of
The matrices Z, H, G, Y are defined by
With the aid of the conductance matrix in the form of
the row/column sets of K Y and K Z are the sets of resistors in E y and E z , the four Jacobian matrices above are expressed by (ii) The principal submatrices Z and Y are symmetric.
A spanning tree in a connected graph is a maximal set of edges which contains no cycles. We call a spanning tree T of Γ a reference tree if T contains all edges in E v , no edges in E j , and as many edges in E y as possible. Note that a reference tree T may contain some edges in E z . A reference tree is called normal if it contains as many edges as possible in the order corresponding to V , C, S I , Y , Z, S U , and L. The cotree of T is denoted by T = E \ T . Normal trees have already been used in [6] for state approaches for linear RLC networks. The results have been extended in [34] for linear circuits containing ideal transformers, nullors, independent/dependent sources, resistors, inductors, capacitors, and, under a topological restriction, gyrators.
The hybrid equations are determined by an admissible partition (E y , E z ) and a reference tree T , which is not necessarily normal. In this paper, we adopt a normal reference tree. With respect to a normal reference tree T , we further split i and u into
where the superscripts τ and λ designate the tree T and the cotree T . With respect to a normal reference tree T , the vector-valued function g is also split into g τ and 
, where
In a similar way, the matrices C, L, Z, H, G are written in the form of
.
By the definition of a normal reference tree, the fundamental cutset matrix F is given by
Then Kirchhoff's current law is written as F i = 0. Performing the hybrid analysis described in [18] , we obtain the hybrid equations (or hybrid equation system)
The idea of its derivation is to use all constitutive equations so that Kirchhoff's current/voltage laws provide a system that depends only on u 
DAEs with properly stated leading term
In this section, we briefly explain DAEs with properly stated leading term and the tractability index. Consider a DAE in the form of 
hold for all x ∈ D and t ∈ I, and there is an n × n projector function P (t) continuously differentiable with respect to t such that Ker P (t) = Ker A(x, t),
t), and d(x, t) = P (t)d(x, t) for all x ∈ D and t ∈ I.
A DAE with properly stated leading term (3.1) arises in circuit simulation via circuit analysis methods such as MNA [14] . Since this concept was first introduced in [2] , the analysis of such DAEs has been developed in [14, 26, 27, 37] .
Obviously, the DAE (3.1) represents a regular ODE if and only if the matrix M (x, t) is nonsingular for all x ∈ D and t ∈ I. In this case we say that the DAE (3.1) has index zero. The definition of the index to be one is as follows. 
for all x ∈ D and t ∈ I. 
is nonsingular for all x ∈ D and t ∈ I. (c) For any projector Q(x, t) onto Ker M (x, t), M (x, t)+B(x, t)Q(x, t) is nonsingular for all x ∈ D and t ∈ I.
Hybrid equations with properly stated leading term
In this section, we rewrite the hybrid equation system as a DAE with properly stated leading term. A reflexive generalized inverse [3] of a matrix A is a matrix A − which satisfies AA − A = A and
By A = AA − A, this gives the hybrid equation system in the form of (3.1). Then D denotes the set of x(t) such that (i, u) is an operating point at t. Let us define
The matrices D(x, t) and M (x, t) are given by D(x, t) = A − AΩ(x, t)A and
is positive definite and −A LL I is of full column rank,
Index of hybrid equations
This section gives two main theorems concerning the index of the hybrid equations. We present a structural characterization for index zero in Section 5.1, and for index at most one in Section 5.2. These characterizations lead to an algorithm for determining the index of the hybrid equations, which is given in Section 5.3.
Necessary and sufficient condition for index zero.
We now introduce the Resistor-Acyclic condition for an admissible partition (E y , E z ), which is proved in Theorem 5.2 to be a necessary and sufficient condition for the hybrid equations to have index zero.
[
Resistor-Acyclic condition]
• Each resistor in Y and each dependent current source in S I belong to a cycle consisting of independent voltage sources, capacitors, and itself.
• Each resistor in Z and each dependent voltage source in S U belong to a cutset consisting of inductors, independent current sources, and itself. This is an extension of the Resistor-Acyclic condition discussed in [19] for the circuits without S I or S U . The Resistor-Acyclic condition can be expressed as follows.
Lemma 5.1. An admissible partition (E y , E z ) satisfies the Resistor-Acyclic condition if and only if there exists a normal reference tree T such that S
We obtain the necessary and sufficient condition for index zero as follows. 
Lemma 5.3. Let A be a skew-symmetric matrix with row/column set X, and D be a diagonal matrix with nonnegative entries. Then A + D is nonsingular if and only if A[S, X] is of full row rank, where S is a row/column set of D corresponding to zero diagonals.

By using Lemma 5.3, we analyze the hybrid equations. Let us define
Then we have the following lemma.
Lemma 5.4. Under Assumption 2.3, the index of the hybrid equations is at most one if and only if Λ is nonsingular.
Proof. With a projector
where
By Definition 3.2 and Remark 3.3, the index of the hybrid equations is at most one if and only if M (x, t) + B(x, t)Q is nonsingular. The matrix M (x, t) + B(x, t)Q is nonsingular if and only if
is nonsingular by Lemma 4.2.
We now obtain the following lemma. 
we can express Λ by Λ =Ñ −ÃΣ(−Ã ). Then Λ is nonsingular if and only if Σ −1 −Ã ÃÑ is nonsingular by the property of the Schur complement [15] .
In the rest of the proof, we find a necessary and sufficient condition for the nonsingularity of the matrix
which is the sum of a skew-symmetric matrix and a diagonal matrix with nonnegative entries. Let X be the row/column set of the matrix in (5.1), and S ⊆ X be the row/column set ofÑ . It follows from Lemma 5. 
ÃÑ is of full row rank if and only if A Z N and N A Y are of full row rank.
For the network graph Γ = (W, E), contracting e ∈ E means deleting e and identifying its end-vertices. Let Γ
• denote the graph obtained by contracting all edges in V ∪ C and deleting all edges in L ∪ J. The fundamental cutset matrix F • is given by
Then Lemma 5.5 leads to the following main theorem. 
is of full row rank is equivalent to the fact that
is of full column rank. This is a submatrix of F • with the column set corresponding to S U , and hence it is of full column rank if and only if Γ
• contains no cycles that consist of dependent voltage sources. The condition that
is of full row rank is equivalent to the fact that is of full row rank. This is a submatrix of F • with the column set corresponding to Y ∪ Z ∪ S U , and hence it is of full row rank if and only if Γ
• has a spanning forest consisting of edges in Y , Z, and S U , where a spanning forest is a maximal set of edges which contains no cycles. The condition is equivalent to that Γ
• contains no cutsets consisting of dependent current sources.
Let us define a CVU-loop as a cycle consisting of capacitors, independent voltage sources, and/or dependent voltage sources, and an LJI-cutset as a cutset consisting of inductors, independent current sources, and/or dependent current sources. Theorem 5.6 is rewritten as follows. Theorem 5.2 implies that an admissible partition that leads to the hybrid equations with index zero is unique if it exists. This is because a resistor which belongs to a cycle consisting of independent voltage sources, capacitors, and itself never belongs to a cutset consisting of inductors, independent current sources, and itself, and vice versa. On the other hand, Theorem 5.6 indicates that it does not depend on the choice of an admissible partition whether the index exceeds one or not. Moreover, Theorem 5.6 leads to the statement that the index of hybrid equations is at most one for the circuits without S I or S U , which is proved in [19] .
Example 5.8. Consider the circuit depicted in Figure 3 , which contains a dependent current source I controlled by the voltage across C. While MNA results in a DAE with index three [12] , the hybrid analysis with admissible partition
results in a DAE with index two. In fact, the network graph Γ of this circuit depicted in Figure 4 contains an LJI-cutset with one dependent current source, which implies by Corollary 5.7 that the index must be at least two. ν is at most one or not. If it turns out to be at most one, the algorithm further checks whether it can be zero for some choice of an admissible partition. If it can, the algorithm also finds such an admissible partition (E y , E z ). Algorithm for index determination
Then we obtain graph Γ • .
If Γ
• contains a cycle consisting of dependent voltage sources S U or a cutset consisting of dependent current sources S I , then return ν ≥ 2 and halt.
• satisfies at least one of the following three conditions, then return ν = 1 and halt:
• S I = ∅ and S I does not consist of selfloops, • S U = ∅ and S U does not consist of coloops, • resistors form a cycle except selfloops. 5. Set E y ← E y ∪{e | e : selfloop of a resistor} and E z ← E * \E y .
Return ν = 0 and (E y , E z ), and halt. This is an extension of Algorithm for index minimization in RLC circuit given in [38] . The algorithm runs in linear time in |E|, i.e., the number of elements in the circuit.
Conclusion
For nonlinear time-varying circuits composed of resistors, inductors, capacitors, independent voltage/current sources, and dependent voltage/current sources, we have given structural characterizations of the tractability index of the hybrid equations. This enables us to determine efficiently whether the hybrid equations have higher index or not, which helps to avoid solving higher index DAEs in circuit simulation. Analysis of other indices is left for future investigation. In particular, we anticipate similar structural characterizations for the differentiation index. This paper focuses on the modeling step which derives model equations. When we solve DAEs with higher index, index reduction methods [23, 28] are available. Comparing the practical effect of the hybrid analysis with the combination of MNA and index reduction methods will also be interesting. By combining Lemmas A.1 and A.2, we obtain Lemma 5.3.
